

REPORT DOCUMENTATION PAGE

Form Approved
OMB No. 0704-0188

Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Management and Budget, Paperwork Reduction Project (0704-0188), Washington, DC 20503.

1. AGENCY USE ONLY (Leave blank) 2. REPORT DATE 5 June 1996 3. REPORT TYPE AND DATES COVERED Progress Report 4/30-5/31/96

4. TITLE AND SUBTITLE

AlGa_N Channel Transistors for Power Management and Distribution

5. FUNDING NUMBERS

N00014-96-C-0251

6. AUTHOR(S)

Dr. James Van Hove

7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES)

SVT Associates, Inc.
7620 Executive Drive
Eden Prairie, MN 55344

8. PERFORMING ORGANIZATION REPORT NUMBER

9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)

Office of Naval Research
ONR 254 Russelle Dunson
Ballston Tower One
800 North Quincy Street
Arlington, VA 22217-5660

10. SPONSORING/MONITORING AGENCY REPORT NUMBER

11. SUPPLEMENTARY NOTES

12a. DISTRIBUTION/AVAILABILITY STATEMENT

Approved for Public Release, Distribution is Unlimited

12b. DISTRIBUTION CODE

13. ABSTRACT (Maximum 200 words)

This report summarizes the first month on the SBIR Phase I program to develop AlGa_N Channel JFETs. A mask set to fabricate nitride based JFETs was begun. IV curves of GaN PN junctions are shown. Measurements of the leakage of these junctions indicate that recessing the P layer routinely will require an etch stop to minimize the leakage current. Ni Au P type ohmics did not withstand 500 C anneals.

19960821 133

DTIC QUALITY INSPECTED 4

14. SUBJECT TERMS

high temp electronics, RF Plasma, JFET, AlGa_N

15. NUMBER OF PAGES

3

16. PRICE CODE

17. SECURITY CLASSIFICATION OF REPORT

unclassified

18. SECURITY CLASSIFICATION OF THIS PAGE

unclassified

19. SECURITY CLASSIFICATION OF ABSTRACT

unclassified

20. LIMITATION OF ABSTRACT

unlimited

DISCLAIMER NOTICE



THIS DOCUMENT IS BEST QUALITY AVAILABLE. THE COPY FURNISHED TO DTIC CONTAINED A SIGNIFICANT NUMBER OF PAGES WHICH DO NOT REPRODUCE LEGIBLY.

AlGaN Channel Transistors for Power Management and Distribution.

Progress Report 1
Phase I SBIR Contract N00014-96-C-0251
June 5, 1996

Submitted to:

Dr. Colin Wood, Code 312
Program Officer
Office of Naval Research
800 North Quincy Street
Arlington, Virginia 22217-5660

Submitted by:

Dr. James M. Van Hove
SVT Associates
7620 Executive Drive
Eden Prairie, MN 55344
(612) 934-2100 ext. 225
(612) 934-2737 Fax
jvanhove@svta.com

AlGa_N Channel Transistors for Power Management and Distribution.

Summary

This report summarizes the first month on the SBIR Phase I program to develop AlGa_N Channel JFETs. A mask set to fabricate nitride based JFETs was begun. IV curves of GaN PN junctions are shown. Measurements of the leakage of these junctions indicate that recessing the P layer routinely will require an etch stop to minimize the leakage current. Ni Au P type ohmics did not withstand 500 °C anneals.

Progress Report


During the first month of this program, we began by designing a mask to fabricate the JFET devices. This is still not completed and will be finished by the end of month two. The MBE system went down during the second week of May due to a power failure which resulted in both an Al and Ga crucible failure. The Mg ion source discussed in the proposal was added during the repair. The system is being outgassed and dopant sources characterized at this time. A GaN PN junction was deposited on sapphire prior to the MBE system going down. This structure was fabricated into large area (300 x 300 μm) junctions using a mask set used to make UV detector arrays. The structure consisted of 3000 Å of P type GaN doped about $2 \times 10^{17} \text{ cm}^{-3}$ on top of 4000 Å of $5 \times 10^{16} \text{ cm}^{-3}$ N type GaN. This structure was used for UV detectors and is not optimized for the JFET. The P type material was recessed using a SiCl₄ based RIE to remove just the top 3000 Å of material. This step is critical for the JFET fabrication since the P type region must be removed everywhere except under the gate region. Overetching of the P layer into the N layer will result in reduced current through the JFET. Any P type material which remains, however, will reduce the breakdown voltages and increase the leakage currents. Contacts were made to both the N and P type regions. Figure 1 shows the current-voltage curves for two different devices located in the center and edge of the two inch sapphire wafer. The leakage current increased from the center to the edge. This corresponded to the non-uniformity of the RIE process over the two inch wafer. The edges were not recessed as deeply as expected.

The non-uniformity of the leakage current across the wafer indicates that a etch stop will have to be used to recess the gate P type layer. The measured leakage did not increase with area but is still much higher than expected. This may be the result of P type material still remaining even in the center of the wafer. RIE is known to cause damage to III-V materials and this may be causing increased leakage although no area or circumference relationship was noted. Ni Au was used for the P type ohmics. They did not survive a 500 °C anneal and will have to be changed to a refractory metal such as W for the gate electrode.

Future Plans

During the next two months, the mask set will be finished and the JFET layer structures designed. The JFET structure will be grown but probably not processed due to the time required to obtain the mask set. Measurements of the leakage and breakdown characteristics will be made with the existing detector mask set.

a)



b).




Figure 1. Current voltage curves for GaN PN junctions (350 μm octagons). a) Curve taken from the center of the wafer. The scales are 2V/ div. hor. and 50 $\mu\text{A}/\text{div}$ vert., b) Curve from edge of wafer. The scales are 0.5 V/div. hor. and 50 $\mu\text{A}/\text{div}$ vert.